

CLAIMS:

1 1. A functional random instruction testing (FRIT) method for testing a complex
2 device, comprising:
3 generating a FRIT kernel;
4 converting the FRIT kernel into kernel test patterns and storing the kernel test patterns in
5 a tester memory;
6 loading, at the tester, the kernel test patterns stored in the tester memory onto an on-board
7 memory of a complex device under test (DUT);
8 executing, at the complex device under test (DUT), a re-generative functional test of the
9 complex device under test (DUT) by applying the kernel test patterns to the complex device
10 under test (DUT); and
11 comparing, at the tester, a test result of the re-generative functional test with a test
12 expected result to check for manufacturing defects.

1 2. The method as claimed in claim 1, wherein said FRIT kernel includes a software
2 built-in self-test engine (SBE) configured to execute the re-generative functional test of the
3 complex device under test (DUT), and the expected test result obtained from computer modeling
4 of the complex device under test (DUT).

1 3. The method as claimed in claim 2, wherein said expected test result is obtained
2 from computer modeling of the complex device under test (DUT) or from a known good device.

1 4. The method as claimed in claim 2, wherein said software built-in self-test engine
2 (SBE) of the FRIT kernel comprises:

3 a RIT generator configured with compact RIT machine code that can reside in the on-
4 board memory of the complex device under test (DUT) for generating the re-generated functional
5 test;

6 a test program execution module configured with test execution directives for providing
7 an environment to store and run the re-generated functional test; and

8 a test result compaction module configured with compression machine code that
9 compresses test results of the re-generated functional test for storage in the on-board memory of
10 the complex device under test (DUT).

1 5. The method as claimed in claim 4, wherein said test execution environment
2 employs an exception handler for handling illegal conditions such as undesirable memory
3 accesses, deadlock, shut-down, and infinite loops.

1 6. The method as claimed in claim 1, wherein said complex device under test (DUT)
2 indicates a microprocessor.

1 7. The method as claimed in claim 6, wherein, when the kernel test patterns are
2 applied to the microprocessor from the on-board memory, the microprocessor performs the
3 following:

4 beginning a set-up for executing the kernel test patterns;
5 executing the kernel test patterns to generate a series of test sequences and associated data
6 for respective test sequences;
7 running the test sequences, and at the end of the test sequences, obtaining the test results
8 for storage in the on-board memory; and
9 dumping the test results of the kernel test patterns to the tester, via an interface, for
10 making a comparison with the expected test result to check for manufacturing defects.

1 8. The method as claimed in claim 7, wherein said FRIT kernel includes a software
2 built-in self-test engine (SBE) configured to execute the re-generative functional test of the
3 complex device under test (DUT), and the expected test result obtained either from computer
4 modeling of the complex device under test (DUT) or from a known good device.

1 9. The method as claimed in claim 8, wherein said software built-in self-test engine
2 (SBE) of the FRIT kernel is programmed to generate and execute one or more ("N") instruction
3 sequences, each sequence being executed on one or more (M) data sets, where N and M represent

an integer no less than "1" and are user-specified numbers used in generating the FRIT kernel by an especially designed software tool.

10. The method as claimed in claim 9, wherein said software built-in self-test engine (SBE) of the FRIT kernel is further programmed to generate one or more signatures to provide a unique identification of the test result of each test sequence and indicate whether the test result of a particular test sequence is "good" or "bad".

11. A computer readable medium having stored thereon a functional random instruction test (FRIT) kernel which, when executed by a tester system, cause the tester system to:

receiving the FRIT kernel in kernel test patterns and storing the kernel test patterns in a tester memory;

loading the kernel test patterns stored in the tester memory onto an on-board memory of a complex device under test (DUT);

enabling execution, at the complex device under test (DUT), a re-generative functional test of the complex device under test (DUT) by applying the kernel test patterns to the complex device under test (DUT); and

making a comparison between a test result of the re-generative functional test and a test expected result to check for manufacturing defects.

12. The computer readable medium as claimed in claim 11, wherein said FRIT kernel includes a software built-in self-test engine (SBE) configured to execute the re-generative functional test of the complex device under test (DUT), and the expected test result.

13. The computer readable medium as claimed in claim 12, wherein said expected test result is obtained from computer modeling of the complex device under test (DUT) or from a known good device.

14. The computer readable medium as claimed in claim 12, wherein said software built-in self-test engine (SBE) of the FRIT kernel comprises:

a RIT generator configured with compact RIT machine code that can reside in the on-board memory of the complex device under test (DUT) for generating the re-generated functional test;

a test program execution module configured with test execution directives for providing an environment to store and run the re-generated functional test; and

a test result compaction module configured with compression machine code that compresses test results of the re-generated functional test for storage in the on-board memory of the complex device under test (DUT).

1 15. The computer readable medium as claimed in claim 14, wherein said test
2 execution environment employs an exception handler for handling illegal conditions such as
3 undesirable memory accesses, deadlock, shut-down, and infinite loops.

1 16. The computer readable medium as claimed in claim 11, wherein said complex
2 device under test (DUT) indicates a microprocessor.

1 17. The computer readable medium as claimed in claim 16, wherein, when the kernel
2 test patterns are applied to the microprocessor from the on-board memory, the microprocessor
3 performs the following:
4 beginning a set-up for executing the kernel test patterns;
5 executing the kernel test patterns to generate a series of test sequences and associated data
6 for respective test sequences;
7 running the test sequences, and at the end of the test sequences, obtaining the test results
8 for storage in the on-board memory; and
9 dumping the test results of the kernel test patterns to the testing system, via an interface,
10 for making said comparison with the expected test result to check for manufacturing defects.

1 18. The computer readable medium as claimed in claim 17, wherein said FRIT kernel
2 includes a software built-in self-test engine (SBE) configured to execute the re-generative

functional test of the complex device under test (DUT), and the expected test result obtained from computer modeling of the complex device under test (DUT) or from a known good device.

19. The computer readable medium as claimed in claim 18, wherein said software built-in self-test engine (SBE) of the FRIT kernel is programmed to generate and execute one or more ("N") instruction sequences, each sequence being executed on one or more (M) data sets where N and M represent an integer no less than "1" and are user-specified numbers used in generating the FRIT kernel by an especially designed software tool.

20. The computer readable medium as claimed in claim 19, wherein said software built-in self-test engine (SBE) of the FRIT kernel is further programmed to generate one or more signatures to provide a unique identification of the test result of each test sequence and indicate whether the test result of a particular test sequence is "good" or "bad".

21. A test system for testing a complex device, comprising:
a complex device under test (DUT) having an on-board memory; and
a tester including a tester memory arranged to test a functionality of the complex device under test (DUT) by:
receiving the FRIT kernel in kernel test patterns and storing the kernel test patterns in the tester memory;

7 loading the kernel test patterns stored in the tester memory onto the on-board
8 memory of the complex device under test (DUT);
9 enabling execution, at the complex device under test (DUT), a re-generative
10 functional test of the complex device under test (DUT) by applying the kernel test
11 patterns to the complex device under test (DUT); and
12 making a comparison between a test result of the re-generative functional test and
13 a test expected result to check for manufacturing defects.

1 22. The test system as claimed in claim 21, wherein said FRIT kernel includes a
2 software built-in self-test engine (SBE) configured to execute the re-generative functional test of
3 the complex device under test (DUT), and the expected test result.

1 23. The test system as claimed in claim 22, wherein said expected test result is
2 obtained from computer modeling of the complex device under test (DUT) or from a known
3 good device.

1 24. The test system as claimed in claim 22, wherein said software built-in self-test
2 engine (SBE) of the FRIT kernel comprises:
3 a RIT generator configured with compact RIT machine code that can reside in the on-
4 board memory of the complex device under test (DUT) for generating the re-generated functional

test;

a test program execution module configured with test execution directives for providing an environment to store and run the re-generated functional test; and

a test result compaction module configured with compression machine code that compresses test results of the re-generated functional test for storage in the on-board memory of the complex device under test (DUT).

25. The test system as claimed in claim 24, wherein said test execution environment employs an exception handler for handling illegal conditions such as undesirable memory accesses, deadlock, shut-down, and infinite loops.

26. The test system as claimed in claim 21, wherein said complex device under test (DUT) indicates a microprocessor.

27. The test system as claimed in claim 26, wherein, when the kernel test patterns are applied to the microprocessor from the on-board memory, the microprocessor performs the following:

beginning a set-up for executing the kernel test patterns;
executing the kernel test patterns to generate a series of test sequences and associated data for respective test sequences;

7 running the test sequences, and at the end of the test sequences, obtaining the test results
8 for storage in the on-board memory; and
9 dumping the test results of the kernel test patterns to the tester, via an interface, for
10 making a comparison with the expected test result to check for manufacturing defects.

1 28. The test system as claimed in claim 27, wherein said FRIT kernel includes a
2 software built-in self-test engine (SBE) configured to execute the re-generative functional test of
3 the complex device under test (DUT), and the expected test result obtained from computer
4 modeling of the complex device under test (DUT) or from a known good device.

1 29. The test system as claimed in claim 25, wherein said software built-in self-test
2 engine (SBE) of the FRIT kernel is programmed to generate and execute one or more ("N")
3 instruction sequences, each sequence being executed on one or more (M) data sets where N and
4 M represent an integer no less than "1" and are user-specified numbers used in generating the
5 FRIT kernel by an especially designed software tool.

1 30. The test system as claimed in claim 29, wherein said software built-in self-test
2 engine (SBE) of the FRIT kernel is further programmed to generate one or more signatures to
3 provide a unique identification of the test result of each test sequence and indicate whether the
4 test result of a particular test sequence is "good" or "bad".